Our website is made possible by displaying online advertisements to our visitors.
Please consider supporting us by disabling your ad blocker.
Cell (processor)
&sq=crain_ford&lang=en&file=File:CELL_BE_logo.svg){kind=logo} | |
| Designer | STI (Sony, Toshiba and IBM) |
|---|---|
| Bits | 64-bit |
| Introduced | November 2006 |
| Version | PowerPC 2.02[1] |
| Design | RISC |
| Type | Load–store |
| Encoding | Fixed/Variable (Book E) |
| Branching | Condition code |
| Endianness | Big/Bi |
| POWER, PowerPC, and Power ISA architectures |
|---|
| NXP (formerly Freescale and Motorola) |
| IBM |
|
| IBM/Nintendo |
| Other |
| Related links |
| Cancelled in gray, historic in italic |
Cell, a shorthand for Cell Broadband Engine Architecture,[a] is a 64-bit multi-core microprocessor and microarchitecture that combines a general-purpose PowerPC core of modest performance with streamlined coprocessing elements[2] which greatly accelerate multimedia and vector processing applications, as well as many other forms of dedicated computation.[2]
It was developed by Sony, Toshiba, and IBM, an alliance known as "STI". The architectural design and first implementation were carried out at the STI Design Center in Austin, Texas over a four-year period beginning March 2001 on a budget reported by Sony as approaching US$400 million.[3] The first major commercial application of Cell was in Sony's PlayStation 3 game console, released in 2006. In May 2008, the Cell-based IBM Roadrunner supercomputer became the first TOP500 LINPACK sustained 1.0 petaflops system.[4][5] Mercury Computer Systems also developed designs based on the Cell.
The Cell architecture includes a memory coherence architecture that emphasizes power efficiency, prioritizes bandwidth over low latency, and favors peak computational throughput over the simplicity of program code. For these reasons, Cell is widely regarded as a challenging environment for software development.[6] IBM provided a Linux-based development platform to help developers program for Cell chips.[7]
- ^ "PowerPC Architecture Book, Version 2.02". IBM. November 16, 2005. Archived from the original on November 29, 2020.
- ^ a b Gschwind, Michael; Hofstee, H. Peter; Flachs, Brian; Hopkins, Martin; Watanabe, Yukio; Yamazaki, Takeshi (March–April 2006). "Synergistic Processing in Cell's Multicore Architecture" (PDF). IEEE Micro. 26 (2). IEEE: 10–24. doi:10.1109/MM.2006.41. S2CID 17834015.
- ^ "Cell Designer talks about PS3 and IBM Cell Processors". Archived from the original on August 21, 2006. Retrieved March 22, 2007.
- ^ Gaudin, Sharon (June 9, 2008). "IBM's Roadrunner smashes 4-minute mile of supercomputing". Computerworld. Archived from the original on December 24, 2008. Retrieved June 10, 2008.
- ^ Fildes, Jonathan (June 9, 2008). "Supercomputer sets petaflop pace". BBC News. Retrieved June 9, 2008.
- ^ Shankland, Stephen (February 22, 2006). "Octopiler seeks to arm Cell programmers". CNET. Retrieved March 22, 2007.
- ^ "Cell Broadband Engine Software Development Kit Version 1.0". LWN. November 10, 2005. Retrieved March 22, 2007.
Cite error: There are <ref group=lower-alpha> tags or {{efn}} templates on this page, but the references will not show without a {{reflist|group=lower-alpha}} template or {{notelist}} template (see the help page).
Previous Page Next Page
